Camellia family of accelerators.

Available in several configurations / performance grades.

Library element for platform protection engines.

Product description

The C2-IP-19 is a family of the cryptographic library elements in Inside Secure’s HW IP library. The accelerators include I/O registers, encryption and decryption cores, and the logic for feedback modes and key scheduling.

Sustained performance for any object sizes ranges up to 1Gbps depending on the configuration and area. Gate count is about 9K to 14K gates depending on the configuration. Multiple C2-IP-19 cores can be cascaded.

Inside Secure also offers the AES-IP-39 / EIP-39 that supports AES modes and can be provided including counter measures against side channel attacks and fault injection attacks.

C2-IP-46 3GPP cipher accelerators scheme
Other information

Key benefits:

  • Silicon-proven implementation.
  • Fast and easy to integrate into SoCs.
  • Flexible layered design.
  • Complete range of configurations.
  • World-class technical support.


  • Wide bus or 32 bit register interface.
  • Fully synchronous design.


  • AES-32 / EIP-32 AES ECB accelerators
  • AES-36 / EIP-36 AES ECB/CBC/CTR accelerators
  • AES-37 / EIP-37 AES Key Wrap accelerators
  • AES-38 / EIP-38 AES XTS/GCM accelerators
  • AES-39 / EIP-39 AES ECB/CBC/CTR/CCM/GCM accelerators